Abstract -In this paper, the design of a self-biased and self synchronous class E rectifier, based on an Enhancement-mode Pseudomorphic High Electron Mobility Transistor (E-pHEMT), Efficiency values as high as 76% and 64% have been estimated at power levels of -4 dBm and -1 dBm, respectively, with peak figures of 88% and 77%.
I. INTRODUCTION
During the last years, the interest on the design of high efficiency RF-to-DC rectifying circuits has increased significantly, conceived in this case as part of the rectifying antenna or rectenna [1] , to be employed in the receiving end of a far-field wireless power transmission link or in an high frequency electromagnetic energy harvester [2] . Although usually designed over Schottky diodes, due to their benefits in terms of simplicity, compactness and cost, some efforts have also appeared in the introduction of synchronous or transistor based rectifiers [3] . Using E-pHEMT commercial devices, high efficiency figures were reported for relatively high power levels, more typical of power beaming applications, without requiring an auxiliary bias source for the gate terminal. A low power density topology resulted, associated to the use of a complex multi-harmonic drain terminating network and the introduction of an external path for properly synchronizing the gate-to-source and drain-to-source voltage waveforms. The performance also deteriorated at lower power values, as the excitation signal amplitude was far from forcing the desired device operation as a switch.
In this paper, simple lumped element drain and gate terminating networks are employed, based the first on a self resonant coil [4] , while aimed the second to take full advantage of the device intrinsic drain-to-gate reactive signal path [5] . A gate self-biasing mechanism is also added to maximize the output conductance variation, and consequently the rectifier efficiency, along a significant input power range.
II. E-pHEMT CHARACTERIZATION AND MODELING
As power should be delivered to the DC load resistor, a rectifying transistor operates in the third quadrant of its IN characteristics when in the conduction or on-state [6] . 
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As it may be appreciated from Fig. 2 , a good agreement exists between the measured and modeled characteristics, despite the relative simplicity of the adjusted equation.
Vds(V) Evaluating the PI reactive part of the model (Cgs, Cgd and Cds) in Fig. 1 with such a termination at gate side, the drain-to gate voltage transfer function was estimated to be 0.19·exp(-j·lS00), which means optimum self-synchronous operation occurs when the fundamental components of Vgs(t) and Vds(t) are opposite phase, while their absolute values are related by 1/Gv, with Gv = IVds(f)IVgs(f)I the voltage gain (14 dB) estimated from the simulations of the class E amplifier, its time-reversal dual.
IV. RECTIFIER TOPOLOGY AND MEASURED RESULTS
The proposed lumped-element circuit topology for the class E rectifier appears in Fig. 4a, together The proposed self-biased topology is based on the connection of the output DC voltage port (drain side) to the gate biasing path. In this way, when increasing the input power, the rectified voltage allows increasing Vcs up to close the threshold value (see blue trace in Fig. 5b , for Fin < -4 dBm). As observed from Fig. 5a , the efficiency suddenly grows thanks to this self-biased effect.
Above this power value, keeping a high efficiency would demand decreasing Vcs along the optimum path (gray dashed trace in Fig. 5b ). Advantage may be taken from the small value of the rectified current appearing at gate terminal, associated to the Igs(Vgs) Schottky junction nonlinearity (see model schematic in Fig. 1) . A properly dimensioned resistor, Rg= 10 kQ, introduced in the gate biasing path, allows reducing the gate-to-source DC voltage, following Vcs = VOlllRg.Jcs, close to the optimum trajectory.
As it may be appreciated in Fig. 5a , a peak value of 88% A similar design procedure was followed for a 2.45 GHz rectifier, based on the same VMMK-1218 device. In Fig. 6 , the measured evolution of output voltage and efficiency are plotted versus input power. The estimated peak was in this case of 77% at 13 dBm, with a 64% value at -1 dBm. Combining a simple drain terminating network, based on a self-resonant coil, a self-synchronous operation and a gate self-biasing strategy, the efficiency may be kept high for a significant power range.
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